HOME CONTACT CAREERS FAQ
 
Products
 
H.264 CODEC CORE

General Description

FPGA core capable of being synthesized in Altera, Lattice and Xilinx FPGAs.  Supports H.264 variable and fixed bit-rate encoding of video streams.  Encodes video data at 3 clocks/pixel.  Typical clock rate in an Lattice ECP-2 FPGA is 100Mhz.  Multiple cores can be used for processing larger size or higher bandwidth images.  Built in DDR2 memory controller (FPGA vendor independent).   Built in Decoder that can decode A2e H.264 encoded streams.  Can be bolted on to A2e Image Signal Processing Pipeline for complete streaming video solution.  Custom versions available.

Features

·         Designed for high-speed, high-pixel count CMOS sensors interfacing to medium to high-bandwidth connections.

·         3 clocks/pixel processing rate.

·         Built in Decoder that can decode A2e H.264 encoded streams (cannot decode H.264 streams from other encoders)

·         Fully compatible with the ITU-T H.264 specification.

·         Supports resolutions up to 4096 x 4096 (can be expanded with additional cores)

·  Supports simultaneous encoding of multiple streams of arbitrary sizes and compression ratios

·         Generates I and P frames

·         Variable Bit Rate (VBR) and Constant Bit Rate (CBR)

·         Search range:  80 x 48 pixels, Full, ½, ¼ pixel resolution

·         Entropy Encoding: CAVLC

·         Support for intra 4 x 4 DC prediction

·         Support for Single or Multiple slices via firmware control

·         Supports YUV 4:2:0, 4:2:2 video input

·         Fully synchronous design

·         Available as FPGA specific netlist 

 

Deliverables

·         FPGA specific netlist

·         Bit accurate C model

·         Complete HDL testbench

·         Test images (x,y,z)

·         Complete data sheet

 

Available Options

Smaller cores can be created by removing functionality.  Examples are:

·         I frame only core

·         Zero motion vector core

 

Competitive Comparison

Feature A2e OceanLogic Eyelytics
Clocks/Pixel 3 4 4
Progressive Yes Yes Yes
Interlaced No Yes No
DeBlocking Filter No Yes No
Decoding Included Yes No No
 

 

Block Diagram of Encoder-Decoder

 

 

Pricing

Please contact us at sales@A2eTechnologies.com for pricing information and any other questions.

 

 

 

RF & Analog Design

Hardware Design

Firmware Design

PCB Design

 

Download & Bookmark

Request

Please have someone call.
Request a project estimate.
Request NDA.
Name
Company
Email
Phone
Please select the appropriate choice below:

 

 

SeaPort-e Government Contract Information
 
 

Factory Authorized Design Center for: Altera - Authentec - ConnectOne - Entropic - Freescale - Intel - Panasonic - Philips - Pulse-Link - TI - Triad - Xilinx
Corporate (877) 223-8359 x203 - Sales (877) 223-8351
Copyright ©1999 - 2009, A2e Technologies. All Rights Reserved.